14 meilleures offres (algorithm engineer, paris, a8) (à pourvoir)

Digital IC Verification Engineer
Prophesee —Paris (75)
- Télétravail partiel
- Niveau Doctorat
- Anglais
- C++
Ingénieur(e) Senior Fiabilité & Maintenance Prédictive
TotalEnergies —Palaiseau (91)
il y a 3 jours
Sr Engineer, Software Backend
ACV Auctions —Paris (75)
- Temps plein
- SQL
- JavaScript
- Python
Postuler rapidement
Staff Backend Software Engineer - Performance
Vibe —Paris (75)
- Temps plein
- Télétravail partiel
- Java
- C++
Postuler rapidement
AI Senior Engineer
Bain & Company Inc —Paris (75)
- Temps plein
- Azure
- Schémas
- Anglais
SW Engineer Senior / Tech Lead - IA Défense F/H
Thales —Issy-les-Moulineaux (92)
- Temps plein
- Ingénierie
- Anglais
- Java
Senior Cloud Engineer
Teads —Paris (75)
- Azure
- Java
- Master
Postuler rapidement
5 h
Senior Backend Engineer (Python)
Dailymotion —Issy-les-Moulineaux (92)
- De 65 000 € à 75 000 € par an
- Temps plein
- Télétravail partiel
- Azure
- Anglais
- AWS
Postuler rapidement
Co-design engineer for future computing architectures in HPC - M/F
CEA —Saclay (91)
- Niveau Doctorat
- Anglais
- Java
Senior Python Software Engineer (F/H)
Carrefour —Massy (91)
- Temps plein
- Informatique
- Anglais
- Master
- Prise en charge du transport quotidien
Senior tech lead AI engineering - Delivery
Ekimetrics —Paris (75)
- Temps plein
- Azure
- AWS
- Intelligence artificielle
Senior Data Scientist NLP/GenAI - Catalog
Mirakl SAS —Paris (75)
- Anglais
- SQL
- Machine learning
Ingénieur-e FPGA expérimenté F-H
Safran —Les Ulis (91)
- Temps plein
- Anglais
- Master
Ingénieur chercheur en physique et Instrumentation pour le nucléaire - CDD - Saclay (91) H/F
CEA —Saclay (91)
- Niveau Doctorat
- Ingénierie
- Master

More jobs to discover

Find similar jobs that you might be interested in.

Ingénieur(e) Senior Fiabilité & Maintenance Prédictive
TotalEnergies —Palaiseau (91)
Design, develop, and validate analytical models and algorithms leveraging asset physics and data sciencetechniques, including failure mode detection,…
il y a 3 jours

Je souhaite recevoir la dernière alerte Emploi pour les postes de ce type : algorithm engineer (paris, a8)

En vous connectant à votre compte, vous acceptez les Conditions d'utilisation de SimplyHired et consentez à notre Politique relative aux cookies et Politique de confidentialité.

Digital IC Verification Engineer

Prophesee -
Paris (75)

Soumettre votre candidature

Détails de l'emploi

Qualifications

Niveau Doctorat
Git
Anglais
Verilog
C++
C
SVN
Intégration continue
Linux
Autodesk Inventor
SystemVerilog
SystemC
Détecteur
Python
Shell scripting
Debugging

Description complète du poste

About PROPHESEE

Prophesee is the inventor of the world’s most advanced neuromorphic vision systems. The company developed a breakthrough event-based vision approach to machine vision that enables dramatic reductions in power consumption, latency, and data processing requirements. By mimicking how the human eye and brain work, Prophesee’s patented Metavision sensors and algorithms reveal information that is invisible to traditional frame-based sensors.

Prophesee’s technology is transforming applications across industrial automation, aerospace and defense, autonomous systems, IoT, AR/VR, and mobile.

Headquartered in Paris, Prophesee has offices in Grenoble and Shanghai.

Job background

This position is based in Paris.

We are looking for a passionate individual who demonstrates initiative, takes ownership, respects commitments, and exhibits a high level of autonomy and spirit of innovation. The ideal candidate would be a multitasking and creative digital IC/ASIC verification engineer. You will be accountable for developing tests and for verifying complex digital circuits to be integrated in the digital part of the neuromorphic vision sensor. Moreover, you will be defining coverage points and metrics. You will have the responsibility of building block and top level random constrained test benches, creating directive tests for verification and coverage closure, running simulations, regressions and debugging failures working closely with design engineers.

The day-to-day working environment is a small but impacting Digital Front End IC team (~7-10 people). You will be in contact with plenty of other engineering fields (Analog IC team, Systems Team, Software Algorithm team, etc..) and will also participate in silicon bring-up in laboratory when back from foundry.

Job details

Define and implement verification methodologies.

Define block and top-level random constrained test benches.

Run simulations (on RTL and netlist).

Implement regression tests

Define signoff methodologies.

Support analog team in setting up mixed-mode simulations.

Prepare detailed written specifications, verification plan, test protocols and test reports.

Coverage: Setup flow, evaluate, report, enhance, signoff

Work in close collaboration with the whole R&D team.

Contribute to the support activities for any technical post-sales issues.

Keep up to date with new standards and general market information in the Industry.

Participate in Technology / Supplier / Tool Selection

Participate in developing methodologies and flow efficiencies.

Travel requirements

up to 10% of the working time

Required qualifications, experience, and skills

Education

MSc or PhD in Electrical Engineering, Computer Engineering, Physics, or similar

Experience

8+ years of hands-on experience in Digital IC design verification.

Required skills and experience

C++, System C, python, shell scripting, Linux utilization

System Verilog and UVM methodology.

Hardware description languages (Verilog/VHDL) and RTL design flow.

SVA and/or PSL.

Experience in simulation and debugging tools such as Cadence IES or Mentor Graphics Questa.

Experience in functional and code coverage.

Experience with versioning tools (Git, SVN, ...)

Experience in task estimation and planning awareness

Experience with Continuous Development (CD) and Continuous Integration (CI) flow and tools

Preferred skills

FPGAs/ASICs design.
Experience in image/vision sensor processing, USB, I2C, MIPI protocols.
Experience in DFT verification.
Experience in formal verification.
Experience in gate level simulation (GLS)
Experience with Firmware verification, development

Language skill : fluent oral and written communication in English is mandatory

Personal skills

Strong problem-solving skills, strong analytical skills. Flexible to dynamic environments and fast changing technologies. Passionate about technology. This person must work well with other engineers in a team environment. Good sense of autonomy. Must be pragmatic and self-motivated to complete a task even if it is outside of just the “well known” realm. “Can Do Attitude” is preferred.

Soumettre votre candidature

Affinez votre recherche

algorithm engineer emplois - paris, a8

Digital IC Verification Engineer

Ingénieur(e) Senior Fiabilité & Maintenance Prédictive

Sr Engineer, Software Backend

Staff Backend Software Engineer - Performance

AI Senior Engineer

SW Engineer Senior / Tech Lead - IA Défense F/H

Senior Cloud Engineer

Senior Backend Engineer (Python)

Co-design engineer for future computing architectures in HPC - M/F

Senior Python Software Engineer (F/H)

Senior tech lead AI engineering - Delivery

Senior Data Scientist NLP/GenAI - Catalog

Ingénieur-e FPGA expérimenté F-H

Ingénieur chercheur en physique et Instrumentation pour le nucléaire - CDD - Saclay (91) H/F

More jobs to discover

Je souhaite recevoir la dernière alerte Emploi pour les postes de ce type : algorithm engineer (paris, a8)

Related Searches

Job background

Required qualifications, experience, and skills

Outils pour les chercheurs d'emploi

Outils Employeurs

Parcourir

Garder le contact